The Architecture with non-sequential dynamic execution scheduling reference article from the English Wikipedia on 24-Jul-2004 (provided by Fixed Reference: snapshots of Wikipedia from wikipedia.org)

Architecture with non-sequential dynamic execution scheduling

In microprocessor design, the main idea behind an architecture with non-sequential dynamic execution scheduling (ANDES) is to preorder processor instructions by their readiness (not necessarily identic to the program order). It means that the instructions are topologically sorted.

Another features include speculative conditional branches and non-blocking Load/Store.

Originally, ANDES was developed for the supercomputers (HP-PA 8000, MIPS R10000, IBM Power 4).

See also: scheduling

This is the "Architecture with non-sequential dynamic execution scheduling" reference article from the English Wikipedia. All text is available under the terms of the GNU Free Documentation License. See also our Disclaimer.